mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-23 04:49:15 +00:00
Merge 841a29496d into 8d1d5a25e5
This commit is contained in:
commit
f46fa03ed0
1 changed files with 1 additions and 0 deletions
|
|
@ -1056,6 +1056,7 @@ skip_fine_alu:
|
|||
}
|
||||
|
||||
if (cell->type.in(ID($_NOT_), ID($not), ID($logic_not)) && GetSize(cell->getPort(ID::Y)) == 1 &&
|
||||
!cell->has_keep_attr() &&
|
||||
invert_map.count(assign_map(cell->getPort(ID::A))) != 0) {
|
||||
replace_cell(assign_map, module, cell, "double_invert", ID::Y, invert_map.at(assign_map(cell->getPort(ID::A))));
|
||||
goto next_cell;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue