mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-09 23:52:03 +00:00
Code Activity

quicklogic: PolarPro 3 support

Browse source 
Co-authored-by: Grzegorz Latosiński <glatosinski@antmicro.com>
Co-authored-by: Maciej Kurc <mkurc@antmicro.com>
Co-authored-by: Tarachand Pagarani <tpagarani@quicklogic.com>
Co-authored-by: Lalit Sharma <lsharma@quicklogic.com>
Co-authored-by: kkumar23 <kkumar@quicklogic.com>
This commit is contained in:
Lofty 2021-03-17 02:34:30 +00:00 • committed by Marcelina Kościelnicka
parent 8740fdf1d7
commit f4298b057a
20 changed files with 1033 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

36
techlibs/quicklogic/pp3_cells_map.v Normal file
View file

@ -0,0 +1,36 @@
module \$_MUX8_ (
A, B, C, D, E, F, G, H, S, T, U, Y
);
input A, B, C, D, E, F, G, H, S, T, U;
output Y;
mux8x0 _TECHMAP_REPLACE_ (
.A(A),
.B(B),
.C(C),
.D(D),
.E(E),
.F(F),
.G(G),
.H(H),
.S0(S),
.S1(T),
.S2(U),
.Q(Y)
);
endmodule
module \$_MUX4_ (
A, B, C, D, S, T, U, Y
);
input A, B, C, D, S, T, U;
output Y;
mux4x0 _TECHMAP_REPLACE_ (
.A(A),
.B(B),
.C(C),
.D(D),
.S0(S),
.S1(T),
.Q(Y)
);
endmodule