mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-22 02:57:51 +00:00
Code Activity

Added examples/ top-level directory

Browse source
This commit is contained in:
Clifford Wolf 2015-10-13 15:40:21 +02:00
parent f13e387321
commit f42218682d
17 changed files with 7 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

12
examples/cmos/counter.v Normal file
View file

@ -0,0 +1,12 @@
module counter (clk, rst, en, count);
input clk, rst, en;
output reg [2:0] count;
always @(posedge clk)
if (rst)
count <= 3'd0;
else if (en)
count <= count + 3'd1;
endmodule