mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-24 06:43:41 +00:00
Code Activity

Disabled RTLIL::SigSpec::check() in release builds

Browse source
This commit is contained in:
Clifford Wolf 2014-07-23 21:42:44 +02:00
parent 95ac484548
commit f368d792fb
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.cc
View file

@ -1808,6 +1808,7 @@ RTLIL::SigSpec RTLIL::SigSpec::repeat(int num) const
void RTLIL::SigSpec::check() const void RTLIL::SigSpec::check() const
{ {
#ifndef NDEBUG
if (packed()) if (packed())
{ {
int w = 0; int w = 0;
@ -1836,6 +1837,7 @@ void RTLIL::SigSpec::check() const
assert(width_ == SIZE(bits_)); assert(width_ == SIZE(bits_));
assert(chunks_.empty()); assert(chunks_.empty());
} }
#endif
} }
bool RTLIL::SigSpec::operator <(const RTLIL::SigSpec &other) const bool RTLIL::SigSpec::operator <(const RTLIL::SigSpec &other) const