mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
Code Activity

Remove trailing space

Browse source
This commit is contained in:
Eddie Hung 2019-08-30 16:44:11 -07:00
parent c7f1ccbcb0
commit f33abd4eab
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/cells_sim.v
View file

@ -269,7 +269,7 @@ endmodule
module FDCE ( module FDCE (
(* abc_arrival=303 *) (* abc_arrival=303 *)
output reg Q, output reg Q,
(* clkbuf_sink *) (* clkbuf_sink *)
input C, input C,
input CE, D, CLR input CE, D, CLR
); );
@ -289,7 +289,7 @@ endmodule
module FDPE ( module FDPE (
(* abc_arrival=303 *) (* abc_arrival=303 *)
output reg Q, output reg Q,
(* clkbuf_sink *) (* clkbuf_sink *)
input C, input C,
input CE, D, PRE input CE, D, PRE
); );