mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

README: Add note on linting

Browse source
This commit is contained in:
Krystine Sherwin 2024-11-05 13:42:16 +13:00
parent b14a651142
commit f2517f7599
No known key found for this signature in database
1 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
README.md
View file

@ -260,6 +260,16 @@ The command ``prep`` provides a good default word-level synthesis script, as
used in SMT-based formal verification.
Additional information
======================
The ``read_verilog`` command, used by default when calling ``read`` with Verilog
source input, does not perform any syntax checking. You should instead lint
your source with another tool such as
[Verilator](https://www.veripool.org/verilator/) first, e.g. by calling
``verilator --lint-only``.
Unsupported Verilog-2005 Features
=================================