mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-25 00:22:34 +00:00
Code Activity

rtlil: evacuate src_id_ from AttrObject to per-Design meta vector

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 14:15:51 +02:00
parent e70eed3296
commit f1edb571f2
22 changed files with 668 additions and 390 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/memory/memory_map.cc
View file

@ -116,8 +116,10 @@ struct MemoryMapWorker
// possibly-Concat src as a single pipe-joined leaf on every
// new cell. set_src_attribute's parse_ref path retains the
// pool slot directly.
mem_src = (mem.module && mem.module->design && mem.src_id() != Twine::Null) ?
TwinePool::format_ref(mem.src_id()) : std::string();
{
Twine::Id mid = (mem.module && mem.module->design) ? mem.module->design->obj_src_id(&mem) : Twine::Null;
mem_src = (mid != Twine::Null) ? TwinePool::format_ref(mid) : std::string();
}
SigSpec init_data = mem.get_init_data();