3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 05:08:56 +00:00

Now only use value from "initial" when no matching "always" block is found

This commit is contained in:
Clifford Wolf 2013-03-31 11:51:12 +02:00
parent 161565be10
commit f1a2fd966f
5 changed files with 32 additions and 21 deletions

View file

@ -10,16 +10,3 @@ index 47a50c4..de27fbb 100755
}
cout<<"Final sum = "<<hex<<top->sum<<"\n";
diff --git a/rtl/k68_clkgen.v b/rtl/k68_clkgen.v
index c201a97..55b9cad 100755
--- a/rtl/k68_clkgen.v
+++ b/rtl/k68_clkgen.v
@@ -57,7 +57,7 @@ module k68_clkgen (/*AUTOARG*/
assign clk4_o = cnt[1];
assign clk_o = ~clk_i;
- initial cnt = 0; // Power up state doesn't matter, but can't be X
+ // initial cnt = 0; // Power up state doesn't matter, but can't be X
always @(posedge clk_i) begin
cnt <= cnt + 1'b1;

View file

@ -7,7 +7,7 @@ if (
cd rtl
mkdir -p ../synth
yosys -o ../synth/k68_soc.v -p 'hierarchy -check -top k68_soc; proc; opt; memory; opt' \
../../../../yosys -o ../synth/k68_soc.v -p 'hierarchy -check -top k68_soc; proc; opt; memory; opt' \
k68_soc.v k68_arb.v k68_cpu.v k68_load.v k68_clkgen.v k68_decode.v k68_execute.v \
k68_fetch.v k68_regbank.v k68_buni.v k68_b2d.v k68_ccc.v k68_d2b.v k68_rox.v \
k68_calc.v k68_dpmem.v k68_sasc.v sasc_brg.v sasc_top.v sasc_fifo4.v