mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-19 18:53:44 +00:00
Code Activity

verilog: fix case location

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-11-02 11:22:33 +01:00
parent 31fde78a09
commit f197d50292
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/verilog/verilog_parser.y
View file

@ -3046,6 +3046,7 @@ case_item:
extra->case_type_stack.pop_back(); extra->case_type_stack.pop_back();
SET_AST_NODE_LOC(extra->ast_stack.back(), @4, @4); SET_AST_NODE_LOC(extra->ast_stack.back(), @4, @4);
extra->ast_stack.pop_back(); extra->ast_stack.pop_back();
SET_AST_NODE_LOC(extra->ast_stack.back(), @2, @2);
extra->ast_stack.pop_back(); extra->ast_stack.pop_back();
}; };