mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

rm debug logs

Browse source
This commit is contained in:
Rahul Bhagwat 2025-08-06 15:39:36 -04:00
parent d3c8e6c14c
commit f12055d3e0
No known key found for this signature in database
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/ast/simplify.cc
View file

@ -1108,7 +1108,6 @@ bool AstNode::simplify(bool const_fold, int stage, int width_hint, bool sign_hin
for (size_t i = 0; i < children.size(); i++) { for (size_t i = 0; i < children.size(); i++) {
AstNode *child = children[i]; AstNode *child = children[i];
if (child->type == AST_IMPORT) { if (child->type == AST_IMPORT) {
log_debug("Processing import for package: %s\n", child->str.c_str());
// Find the package in the design // Find the package in the design
AstNode *package_node = nullptr; AstNode *package_node = nullptr;
@ -1126,7 +1125,6 @@ bool AstNode::simplify(bool const_fold, int stage, int width_hint, bool sign_hin
// If not found, look in design->verilog_packages (for packages from other files) // If not found, look in design->verilog_packages (for packages from other files)
if (!package_node && simplify_design_context != nullptr) { if (!package_node && simplify_design_context != nullptr) {
log_debug("Looking for package in design context, found %zu packages\n", simplify_design_context->verilog_packages.size());
for (auto &design_package : simplify_design_context->verilog_packages) { for (auto &design_package : simplify_design_context->verilog_packages) {
// Handle both with and without leading backslash // Handle both with and without leading backslash
std::string package_name = design_package->str; std::string package_name = design_package->str;