mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

SigSpec/SigChunk::extract(): assert offset/length are not out of range

Browse source
This commit is contained in:
N. Engelhardt 2024-01-25 12:28:17 +01:00
parent 80511ced71
commit efe4d6dbdc
1 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
kernel/rtlil.cc
View file

@ -3693,6 +3693,9 @@ RTLIL::SigChunk::SigChunk(const RTLIL::SigBit &bit)
RTLIL::SigChunk RTLIL::SigChunk::extract(int offset, int length) const RTLIL::SigChunk RTLIL::SigChunk::extract(int offset, int length) const
{ {
log_assert(offset >= 0);
log_assert(length >= 0);
log_assert(offset + length <= width);
RTLIL::SigChunk ret; RTLIL::SigChunk ret;
if (wire) { if (wire) {
ret.wire = wire; ret.wire = wire;
@ -4377,6 +4380,9 @@ void RTLIL::SigSpec::remove(int offset, int length)
RTLIL::SigSpec RTLIL::SigSpec::extract(int offset, int length) const RTLIL::SigSpec RTLIL::SigSpec::extract(int offset, int length) const
{ {
log_assert(offset >= 0);
log_assert(length >= 0);
log_assert(offset + length <= width_);
unpack(); unpack();
cover("kernel.rtlil.sigspec.extract_pos"); cover("kernel.rtlil.sigspec.extract_pos");
return std::vector<RTLIL::SigBit>(bits_.begin() + offset, bits_.begin() + offset + length); return std::vector<RTLIL::SigBit>(bits_.begin() + offset, bits_.begin() + offset + length);