mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	write_xaiger to skip POs driven by 1'bx
This commit is contained in:
		
							parent
							
								
									cdbcd2efbd
								
							
						
					
					
						commit
						efdb057c6a
					
				
					 1 changed files with 7 additions and 3 deletions
				
			
		|  | @ -152,9 +152,13 @@ struct XAigerWriter | |||
| 				} | ||||
| 
 | ||||
| 				if (wire->port_output || keep) { | ||||
| 					if (bit != wirebit) | ||||
| 						alias_map[wirebit] = bit; | ||||
| 					output_bits.insert(wirebit); | ||||
| 					if (bit != RTLIL::Sx) { | ||||
| 						if (bit != wirebit) | ||||
| 							alias_map[wirebit] = bit; | ||||
| 						output_bits.insert(wirebit); | ||||
| 					} | ||||
| 					else | ||||
| 						log_debug("Skipping PO '%s' driven by 1'bx\n", log_signal(wirebit)); | ||||
| 				} | ||||
| 			} | ||||
| 		} | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue