mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-08 02:31:26 +00:00
Code Activity

HACK to unconditionally debug bufnorm drivers in show output

Browse source
This commit is contained in:
Jannis Harder 2025-08-14 16:19:42 +02:00
parent 4de384d776
commit efb08dcdc2
2 changed files with 20 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.h
View file

@ -1880,6 +1880,7 @@ public:
int width, start_offset, port_id; int width, start_offset, port_id;
bool port_input, port_output, upto, is_signed; bool port_input, port_output, upto, is_signed;
bool driverKnown() const { return driverCell_ != nullptr; }
RTLIL::Cell *driverCell() const { log_assert(driverCell_); return driverCell_; }; RTLIL::Cell *driverCell() const { log_assert(driverCell_); return driverCell_; };
RTLIL::IdString driverPort() const { log_assert(driverCell_); return driverPort_; }; RTLIL::IdString driverPort() const { log_assert(driverCell_); return driverPort_; };

21
passes/cmds/show.cc
View file

@ -267,7 +267,7 @@ struct ShowWorker
return ret; return ret;
} }
std::string gen_portbox(std::string port, RTLIL::SigSpec sig, bool driver, std::string *node = nullptr) std::string gen_portbox(std::string port, RTLIL::SigSpec sig, bool driver, std::string *node = nullptr, std::string *forceColor = nullptr)
{ {
std::string code; std::string code;
std::string net = gen_signode_simple(sig); std::string net = gen_signode_simple(sig);
@ -355,6 +355,9 @@ struct ShowWorker
else else
net_conn_map[net].out.insert({port, GetSize(sig)}); net_conn_map[net].out.insert({port, GetSize(sig)});
net_conn_map[net].color = nextColor(sig, net_conn_map[net].color); net_conn_map[net].color = nextColor(sig, net_conn_map[net].color);
if (forceColor)
net_conn_map[net].color = *forceColor;
} }
if (node != nullptr) if (node != nullptr)
*node = net; *node = net;
@ -496,8 +499,22 @@ struct ShowWorker
std::string code; std::string code;
for (auto &conn : cell->connections()) { for (auto &conn : cell->connections()) {
std::string force_color;
if (conn.second.is_wire()) {
RTLIL::PortDir pd = ct.cell_port_dir(cell->type, conn.first);
if (pd != RTLIL::PD_INPUT) {
Wire *wire = conn.second.as_wire();
if (wire->driverKnown()) {
if (wire->driverCell()->name == cell->name && wire->driverPort() == conn.first) {
force_color = "color=green";
} else {
force_color = "color=red";
}
}
}
}
code += gen_portbox(stringf("c%d:p%d", id2num(cell->name), id2num(conn.first)), code += gen_portbox(stringf("c%d:p%d", id2num(cell->name), id2num(conn.first)),
conn.second, ct.cell_output(cell->type, conn.first)); conn.second, ct.cell_output(cell->type, conn.first), nullptr, force_color.empty() ? nullptr : &force_color);
} }
std::string src_href; std::string src_href;