mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-19 09:40:21 +00:00
Code Activity

73%

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-13 22:50:21 +02:00
parent 4c9f68216a
commit eeb15ea2a2
17 changed files with 121 additions and 38 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/setundef.cc
View file

@ -245,7 +245,7 @@ struct SetundefPass : public Pass {
if (params_mode)
{
for (auto *cell : module->selected_cells()) {
for (auto &&parameter : cell->parameters) {
for (auto parameter : cell->parameters) {
for (auto &bit : parameter.second.bits) {
if (bit > RTLIL::State::S1)
bit = worker.next_bit();