mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-30 07:53:16 +00:00
read_aiger: uniquify wires with $aiger<autoidx> prefix
This commit is contained in:
parent
565d349dc9
commit
ee95fa959a
2 changed files with 13 additions and 9 deletions
|
@ -33,6 +33,7 @@ struct AigerReader
|
|||
RTLIL::Module *module;
|
||||
std::string map_filename;
|
||||
bool wideports;
|
||||
const int aiger_autoidx;
|
||||
|
||||
unsigned M, I, L, O, A;
|
||||
unsigned B, C, J, F; // Optional in AIGER 1.9
|
||||
|
@ -51,6 +52,8 @@ struct AigerReader
|
|||
void parse_aiger_ascii();
|
||||
void parse_aiger_binary();
|
||||
void post_process();
|
||||
|
||||
RTLIL::Wire* createWireIfNotExists(RTLIL::Module *module, unsigned literal);
|
||||
};
|
||||
|
||||
YOSYS_NAMESPACE_END
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue