mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-09 04:31:25 +00:00
comment
This commit is contained in:
parent
21034a0b0a
commit
ee8d9e74ac
1 changed files with 1 additions and 0 deletions
|
@ -102,6 +102,7 @@ void lhs2rhs(RTLIL::Design *design, dict<RTLIL::SigSpec, RTLIL::SigSpec> &lhsSig
|
||||||
continue;
|
continue;
|
||||||
}
|
}
|
||||||
if (!lhs.is_chunk()) {
|
if (!lhs.is_chunk()) {
|
||||||
|
// If lhs is not a chunk (leaf) ie: assign {a,b} = ..., then bitblast both lhs and rhs
|
||||||
std::vector<SigSpec> lhsBits;
|
std::vector<SigSpec> lhsBits;
|
||||||
for (int i = 0; i < lhs.size(); i++) {
|
for (int i = 0; i < lhs.size(); i++) {
|
||||||
SigSpec bit_sig = lhs.extract(i, 1);
|
SigSpec bit_sig = lhs.extract(i, 1);
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue