mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Instead of MUXCY/XORCY use CARRY4 (with timing)

Browse source
This commit is contained in:
Eddie Hung 2019-05-21 16:19:45 -07:00
parent 0f094fba08
commit ee8435b820
4 changed files with 20 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/arith_map.v
View file

@ -180,7 +180,7 @@ module _80_xilinx_alu (A, B, CI, BI, X, Y, CO);
// First one
if (i == 0) begin
CARRY4 #(.IS_INITIALIZED(1'd1)) carry4_1st_part
CARRY4 carry4_1st_part
(
.CYINIT(CI),
.CI (1'd0),
@ -207,7 +207,7 @@ module _80_xilinx_alu (A, B, CI, BI, X, Y, CO);
// First one
if (i == 0) begin
CARRY4 #(.IS_INITIALIZED(1'd1)) carry4_1st_full
CARRY4 carry4_1st_full
(
.CYINIT(CI),
.CI (1'd0),