3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
This commit is contained in:
Akash Levy 2025-01-15 17:33:39 -08:00
parent 090e8de6d7
commit ee7975e4eb

View file

@ -103,6 +103,7 @@ code add_y add_a add_b add_a_ext add_a_id add_b_id mux_y mux_a mux_b mux_a_id m
}
// Create new mid wire
Cell *cell = mux;
mid = module->addWire(NEW_ID2_SUFFIX("mid"), GetSize(add_b));
// Connect ports