mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 11:41:23 +00:00
Code Activity

Remove references to ilang

Browse source
This commit is contained in:
Krystine Sherwin 2024-11-05 12:36:31 +13:00
parent 52c231dd64
commit ee73a91f44
No known key found for this signature in database
28 changed files with 39 additions and 69 deletions
Download patch file Download diff file Expand all files Collapse all files

10
tests/opt/opt_reduce_bmux.ys
View file

@ -1,4 +1,4 @@
read_ilang << EOT
read_rtlil << EOT
module \top
wire width 12 input 0 \A
@ -22,7 +22,7 @@ select -assert-count 1 t:$bmux r:WIDTH=4 %i
design -reset
read_ilang << EOT
read_rtlil << EOT
module \top
wire width 6 input 0 \A
@ -46,7 +46,7 @@ select -assert-count 0 t:$bmux
design -reset
read_ilang << EOT
read_rtlil << EOT
module \top
wire width 160 input 0 \A
@ -70,7 +70,7 @@ select -assert-count 1 t:$bmux r:S_WIDTH=2 %i
design -reset
read_ilang << EOT
read_rtlil << EOT
module \top
wire width 10 input 0 \A
@ -95,7 +95,7 @@ select -assert-count 1 t:$mux
design -reset
read_ilang << EOT
read_rtlil << EOT
module \top
wire width 5 input 0 \A