mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

Chenged "extensions_map" to "extensions_list" in hierarchy.cc

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-03-27 14:12:57 +02:00
parent c652774ca2
commit ee3c12d6d9
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
passes/hierarchy/hierarchy.cc
View file

@ -173,14 +173,14 @@ bool expand_module(RTLIL::Design *design, RTLIL::Module *module, bool flag_check
for (auto &dir : libdirs) for (auto &dir : libdirs)
{ {
static const std::map<std::string, std::string> extensions_map = static const vector<pair<string, string>> extensions_list =
{ {
{".v", "verilog"}, {".v", "verilog"},
{".sv", "verilog -sv"}, {".sv", "verilog -sv"},
{".il", "ilang"} {".il", "ilang"}
}; };
for (auto &ext : extensions_map) for (auto &ext : extensions_list)
{ {
filename = dir + "/" + RTLIL::unescape_id(cell->type) + ext.first; filename = dir + "/" + RTLIL::unescape_id(cell->type) + ext.first;
if (check_file_exists(filename)) { if (check_file_exists(filename)) {