mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Renamed extend() to extend_xx(), changed most users to extend_u0()

Browse source
This commit is contained in:
Clifford Wolf 2014-12-24 09:51:17 +01:00
parent 48ca1ff9ef
commit edb3c9d0c4
12 changed files with 33 additions and 34 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/spice/spice.cc
View file

@ -84,7 +84,7 @@ static void print_spice_module(std::ostream &f, RTLIL::Module *module, RTLIL::De
RTLIL::SigSpec sig(RTLIL::State::Sz, wire->width);
if (cell->hasPort(wire->name)) {
sig = sigmap(cell->getPort(wire->name));
sig.extend(wire->width, false);
sig.extend_u0(wire->width, false);
}
port_sigs.push_back(sig);
}