mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-04 20:50:25 +00:00
Add -on/-off modes to debug pass
This commit is contained in:
parent
967b47d984
commit
ed64df737b
2 changed files with 44 additions and 1 deletions
14
tests/various/debugon.ys
Normal file
14
tests/various/debugon.ys
Normal file
|
|
@ -0,0 +1,14 @@
|
|||
# Test debug -on/-off modes
|
||||
|
||||
design -reset
|
||||
|
||||
read_verilog <<EOT
|
||||
module top(input a, input b, output y);
|
||||
assign y = a & b;
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
debug -on
|
||||
hierarchy
|
||||
select -assert-count 1 t:$and
|
||||
debug -off
|
||||
Loading…
Add table
Add a link
Reference in a new issue