mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-24 01:25:33 +00:00
Merge pull request #2372 from nakengelhardt/name_is_public
add IdString::isPublic()
This commit is contained in:
commit
ed5790382a
14 changed files with 27 additions and 25 deletions
|
@ -111,7 +111,7 @@ struct AigerWriter
|
|||
|
||||
// promote public wires
|
||||
for (auto wire : module->wires())
|
||||
if (wire->name[0] == '\\')
|
||||
if (wire->name.isPublic())
|
||||
sigmap.add(wire);
|
||||
|
||||
// promote input wires
|
||||
|
|
|
@ -146,7 +146,7 @@ struct XAigerWriter
|
|||
|
||||
// promote public wires
|
||||
for (auto wire : module->wires())
|
||||
if (wire->name[0] == '\\')
|
||||
if (wire->name.isPublic())
|
||||
sigmap.add(wire);
|
||||
|
||||
// promote input wires
|
||||
|
|
|
@ -330,7 +330,7 @@ struct EdifBackend : public Backend {
|
|||
}
|
||||
*f << stringf("\n (property %s (string \"%d'h%s\"))", EDIF_DEF(name), GetSize(val.bits), hex_string.c_str());
|
||||
}
|
||||
};
|
||||
};
|
||||
for (auto module : sorted_modules)
|
||||
{
|
||||
if (module->get_blackbox_attribute())
|
||||
|
@ -373,8 +373,8 @@ struct EdifBackend : public Backend {
|
|||
}
|
||||
|
||||
{
|
||||
int c1 = w1->name[0] == '\\';
|
||||
int c2 = w2->name[0] == '\\';
|
||||
int c1 = w1->name.isPublic();
|
||||
int c2 = w2->name.isPublic();
|
||||
|
||||
if (c1 > c2) goto promote;
|
||||
if (c1 < c2) goto nopromote;
|
||||
|
@ -524,7 +524,7 @@ struct EdifBackend : public Backend {
|
|||
*f << stringf(" (portRef %c (instanceRef GND))\n", gndvccy ? 'Y' : 'G');
|
||||
if (sig == RTLIL::State::S1)
|
||||
*f << stringf(" (portRef %c (instanceRef VCC))\n", gndvccy ? 'Y' : 'P');
|
||||
}
|
||||
}
|
||||
*f << stringf(" )");
|
||||
if (attr_properties && sig.wire != NULL)
|
||||
for (auto &p : sig.wire->attributes)
|
||||
|
|
|
@ -822,7 +822,7 @@ struct Smt2Worker
|
|||
for (auto bit : SigSpec(wire))
|
||||
if (reg_bits.count(bit))
|
||||
is_register = true;
|
||||
if (wire->port_id || is_register || wire->get_bool_attribute(ID::keep) || (wiresmode && wire->name[0] == '\\')) {
|
||||
if (wire->port_id || is_register || wire->get_bool_attribute(ID::keep) || (wiresmode && wire->name.isPublic())) {
|
||||
RTLIL::SigSpec sig = sigmap(wire);
|
||||
std::vector<std::string> comments;
|
||||
if (wire->port_input)
|
||||
|
@ -831,7 +831,7 @@ struct Smt2Worker
|
|||
comments.push_back(stringf("; yosys-smt2-output %s %d\n", get_id(wire), wire->width));
|
||||
if (is_register)
|
||||
comments.push_back(stringf("; yosys-smt2-register %s %d\n", get_id(wire), wire->width));
|
||||
if (wire->get_bool_attribute(ID::keep) || (wiresmode && wire->name[0] == '\\'))
|
||||
if (wire->get_bool_attribute(ID::keep) || (wiresmode && wire->name.isPublic()))
|
||||
comments.push_back(stringf("; yosys-smt2-wire %s %d\n", get_id(wire), wire->width));
|
||||
if (GetSize(wire) == 1 && (clock_posedge.count(sig) || clock_negedge.count(sig)))
|
||||
comments.push_back(stringf("; yosys-smt2-clock %s%s%s\n", get_id(wire),
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue