3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 21:33:40 +00:00

Standardize convention, add back test, update README

This commit is contained in:
Akash Levy 2024-09-23 06:06:43 -07:00
parent 9e9d4359d4
commit ed2c65314b
13 changed files with 17 additions and 9 deletions

View file

@ -0,0 +1,2 @@
read_verilog opt_lut.v
equiv_opt -map +/ice40/cells_sim.v -assert synth_ice40