mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 17:15:33 +00:00
Standardize convention, add back test, update README
This commit is contained in:
parent
9e9d4359d4
commit
ed2c65314b
13 changed files with 17 additions and 9 deletions
|
@ -1,14 +1,6 @@
|
|||
# Verific Test Cases
|
||||
|
||||
## Yosys Built-In
|
||||
|
||||
### Working
|
||||
|
||||
- `case`
|
||||
- `clocking`
|
||||
- `enum`
|
||||
|
||||
### Skipped
|
||||
## Disabled
|
||||
|
||||
- `bounds`: checks top and bottom bound attributes, which are removed to avoid OpenSTA issues
|
||||
- `memory_semantics`: relies on initial values being retained, which we do not want
|
||||
|
|
16
tests/verific/range_case.ys
Normal file
16
tests/verific/range_case.ys
Normal file
|
@ -0,0 +1,16 @@
|
|||
import -cfg db_abstract_case_statement_synthesis 0
|
||||
read -sv range_case.sv
|
||||
import -import top
|
||||
proc
|
||||
rename top gold
|
||||
|
||||
import -cfg db_abstract_case_statement_synthesis 1
|
||||
read -sv range_case.sv
|
||||
import -import top
|
||||
proc
|
||||
rename top gate
|
||||
|
||||
miter -equiv -flatten -make_assert gold gate miter
|
||||
prep -top miter
|
||||
clk2fflogic
|
||||
sat -set-init-zero -tempinduct -prove-asserts -verify
|
Loading…
Add table
Add a link
Reference in a new issue