mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-30 06:50:09 +00:00
Code Activity

Add a xilinx_dsp_cascade matcher for PCIN -> PCOUT

Browse source
This commit is contained in:
Eddie Hung 2019-09-20 10:00:09 -07:00
parent 1844498c5f
commit ed187ef1cf
4 changed files with 104 additions and 53 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/pmgen/Makefile.inc
View file

@ -22,8 +22,9 @@ $(eval $(call add_extra_objs,passes/pmgen/ice40_wrapcarry_pm.h))
# --------------------------------------
OBJS += passes/pmgen/xilinx_dsp.o
passes/pmgen/xilinx_dsp.o: passes/pmgen/xilinx_dsp_pm.h
passes/pmgen/xilinx_dsp.o: passes/pmgen/xilinx_dsp_pm.h passes/pmgen/xilinx_dsp_cascade_pm.h
$(eval $(call add_extra_objs,passes/pmgen/xilinx_dsp_pm.h))
$(eval $(call add_extra_objs,passes/pmgen/xilinx_dsp_cascade_pm.h))
# --------------------------------------