mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-18 17:22:17 +00:00
Code Activity

Modify arguments to match existing style.

Browse source 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
This commit is contained in:
Keith Rothman 2019-03-01 12:14:27 -08:00
parent 3090951d54
commit eccaf101d8
2 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

10
manual/command-reference-manual.tex
View file

@ -4247,10 +4247,10 @@ compatible with 7-Series Xilinx devices.
generate an output netlist (and BLIF file) suitable for VPR.
(this feature is experimental and incomplete)
-no-brams
disable infering of block rams
-nobrams
disable infering of block rams
-no-drams
-nodrams
disable infering of distributed rams
-run <from_label>:<to_label>
@ -4280,11 +4280,11 @@ The following commands are executed by this synthesis command:
coarse:
synth -run coarse
bram: (only executed when '-no-brams' is not given)
bram: (only executed when '-nobrams' is not given)
memory_bram -rules +/xilinx/brams.txt
techmap -map +/xilinx/brams_map.v
dram: (only executed when '-no-drams' is not given)
dram: (only executed when '-nodrams' is not given)
memory_bram -rules +/xilinx/drams.txt
techmap -map +/xilinx/drams_map.v