mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 22:23:23 +00:00
Support module/package/interface/block scope for typedef names.
This commit is contained in:
parent
b86905d952
commit
ecc22f7fed
6 changed files with 64 additions and 23 deletions
|
@ -45,8 +45,9 @@ namespace VERILOG_FRONTEND
|
|||
// this function converts a Verilog constant to an AST_CONSTANT node
|
||||
AST::AstNode *const2ast(std::string code, char case_type = 0, bool warn_z = false);
|
||||
|
||||
// names of locally typedef'ed types
|
||||
extern std::map<std::string, AST::AstNode*> user_types;
|
||||
// names of locally typedef'ed types in a stack
|
||||
typedef std::map<std::string, AST::AstNode*> UserTypeMap;
|
||||
extern std::vector<UserTypeMap *> user_type_stack;
|
||||
|
||||
// names of package typedef'ed types
|
||||
extern std::map<std::string, AST::AstNode*> pkg_user_types;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue