mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-12 00:53:26 +00:00
Code Activity

verilog: set src attribute for primitives

Browse source
This commit is contained in:
Eddie Hung 2020-05-04 10:22:05 -07:00
parent ad8e7878f6
commit eca9fc01a7
2 changed files with 6 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/ast/simplify.cc
View file

@ -1739,8 +1739,10 @@ bool AstNode::simplify(bool const_fold, bool at_zero, bool in_lvalue, int stage,
AstNode *node = children_list[1];
if (op_type != AST_POS)
for (size_t i = 2; i < children_list.size(); i++)
for (size_t i = 2; i < children_list.size(); i++) {
node = new AstNode(op_type, node, children_list[i]);
node->location = location;
}
if (invert_results)
node = new AstNode(AST_BIT_NOT, node);