mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-22 20:03:31 +00:00
Code Activity

dfflibmap: pass selection to dfflegalize dfflibmap was calling dfflegalize on the whole design regardless of the active selection, causing unselected modules to be modified. Fix by appending selected module names to the dfflegalize command. Fixes #5650

Browse source
This commit is contained in:
abhinavputhran 2026-03-06 15:13:04 -05:00
parent 04113eb95d
commit ec54c36850
2 changed files with 13 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/dfflibmap.cc
View file

@ -694,6 +694,8 @@ struct DfflibmapPass : public Pass {
for (auto it : cell_mappings)
dfflegalize_cmd += stringf(" -cell %s 01", it.first);
dfflegalize_cmd += " t:$_DFF* t:$_SDFF*";
for (auto module : design->selected_modules())
dfflegalize_cmd += " " + module -> name.str();
if (info_mode) {
log("dfflegalize command line: %s\n", dfflegalize_cmd);
} else {