mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

abc9: generate $abc9_holes design instead of <name>$holes

Browse source
This commit is contained in:
Eddie Hung 2020-04-15 16:13:57 -07:00
parent c52bb11fb6
commit ec4bbb1444
3 changed files with 28 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

18
passes/techmap/abc9.cc
View file

@ -345,15 +345,18 @@ struct Abc9Pass : public ScriptPass
else if (box_file.empty()) {
run("abc9_ops -prep_box");
}
run("select -set abc9_holes A:abc9_holes");
run("flatten -wb @abc9_holes");
run("techmap @abc9_holes");
run("opt -purge @abc9_holes");
run("design -stash $abc9");
run("design -load $abc9_holes");
run("techmap -wb -map %$abc9 -map +/techmap.v");
run("opt -purge");
run("aigmap");
run("wbflip @abc9_holes");
run("wbflip");
run("design -stash $abc9_holes");
run("design -load $abc9");
}
if (check_label("map")) {
run("aigmap");
if (help_mode) {
run("foreach module in selection");
run(" abc9_ops -write_lut <abc-temp-dir>/input.lut", "(skip if '-lut' or '-luts')");
@ -372,7 +375,6 @@ struct Abc9Pass : public ScriptPass
log("Skipping module %s as it contains processes.\n", log_id(mod));
continue;
}
log_assert(!mod->attributes.count(ID::abc9_box_id));
log_push();
active_design->selection().select(mod);
@ -432,8 +434,10 @@ struct Abc9Pass : public ScriptPass
if (dff_mode || help_mode) {
run("techmap -wb -map %$abc9_unmap", "(only if -dff)"); // techmap user design from submod back to original cell
// ($_DFF_[NP]_ already shorted by -reintegrate)
run("design -delete $abc9_unmap");
run("design -delete $abc9_unmap", " (only if -dff)");
}
if (saved_designs.count("$abc9_holes") || help_mode)
run("design -delete $abc9_holes");
}
}
} Abc9Pass;

16
passes/techmap/abc9_ops.cc
View file

@ -368,9 +368,13 @@ void prep_xaiger(RTLIL::Module *module, bool dff)
log_assert(no_loops);
RTLIL::Module *holes_module = design->addModule(stringf("%s$holes", module->name.c_str()));
auto r = saved_designs.emplace("$abc9_holes", nullptr);
if (r.second)
r.first->second = new Design;
RTLIL::Design *holes_design = r.first->second;
log_assert(holes_design);
RTLIL::Module *holes_module = holes_design->addModule(module->name);
log_assert(holes_module);
holes_module->set_bool_attribute(ID::abc9_holes);
dict<IdString, Cell*> cell_cache;
TimingInfo timing;
@ -1246,9 +1250,8 @@ struct Abc9OpsPass : public Pass {
log("\n");
log(" -prep_xaiger\n");
log(" prepare the design for XAIGER output. this includes computing the\n");
log(" topological ordering of ABC9 boxes, as well as preparing the\n");
log(" '<module-name>$holes' module that contains the logic behaviour of ABC9\n");
log(" whiteboxes.\n");
log(" topological ordering of ABC9 boxes, as well as preparing the '$abc9_holes'\n");
log(" design that contains the logic behaviour of ABC9 whiteboxes.\n");
log("\n");
log(" -dff\n");
log(" consider flop cells (those instantiating modules marked with (* abc9_flop *))\n");
@ -1388,9 +1391,6 @@ struct Abc9OpsPass : public Pass {
prep_box(design);
for (auto mod : design->selected_modules()) {
if (mod->get_bool_attribute(ID::abc9_holes))
continue;
if (mod->processes.size() > 0) {
log("Skipping module %s as it contains processes.\n", log_id(mod));
continue;