mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-26 00:52:35 +00:00
Code Activity

Smallfixes

Browse source
This commit is contained in:
Akash Levy 2025-09-09 04:50:57 -07:00
parent 6fc38e15a1
commit eb4539f151
2 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/opt/wreduce.cc
View file

@ -482,14 +482,14 @@ struct WreduceWorker
SigBit bit(mi.sigmap(conn.second[i]));
bit_drivers_db[bit] = tuple<IdString,IdString>(cell->name, conn.first);
}
} }
}
}
// Build wire mapping for dependency tracking
dict<SigBit, Wire*> bit_to_wire_map;
for (auto w : module->wires()) {
for (auto w : module->wires())
for (auto bit : mi.sigmap(w))
bit_to_wire_map[bit] = w;
}
// Create unified topological sort for both cells and wires
TopoSort<IdString, RTLIL::sort_by_id_str> unified_toposort;