mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-26 04:56:05 +00:00
Code Activity

intel_alm: Add global buffer insertion

Browse source 
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2021-05-15 14:34:48 +01:00
parent 5dba138c87
commit eb106732d9
19 changed files with 119 additions and 45 deletions
Download patch file Download diff file Expand all files Collapse all files

35
techlibs/intel_alm/common/megafunction_bb.v
View file

@ -662,3 +662,38 @@ input [15:0] parallelterminationcontrol;
(* iopad_external_pin *) output obar;
endmodule
(* blackbox *)
module cyclonev_clkena(inclk, ena, enaout, outclk);
parameter clock_type = "auto";
parameter ena_register_mode = "always enabled";
parameter lpm_type = "cyclonev_clkena";
parameter ena_register_power_up = "high";
parameter disable_mode = "low";
parameter test_syn = "high";
input inclk;
input ena;
output enaout;
output outclk;
endmodule
(* blackbox *)
module cyclone10gx_clkena(inclk, ena, enaout, outclk);
parameter clock_type = "auto";
parameter ena_register_mode = "always enabled";
parameter lpm_type = "cyclone10gx_clkena";
parameter ena_register_power_up = "high";
parameter disable_mode = "low";
parameter test_syn = "high";
input inclk;
input ena;
output enaout;
output outclk;
endmodule