mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Removed $predict again

Browse source
This commit is contained in:
Clifford Wolf 2016-08-28 21:35:33 +02:00
parent 66582964bc
commit eae390ae17
15 changed files with 7 additions and 38 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/hierarchy/hierarchy.cc
View file

@ -313,7 +313,7 @@ bool set_keep_assert(std::map<RTLIL::Module*, bool> &cache, RTLIL::Module *mod)
if (cache.count(mod) == 0)
for (auto c : mod->cells()) {
RTLIL::Module *m = mod->design->module(c->type);
if ((m != nullptr && set_keep_assert(cache, m)) || c->type.in("$assert", "$assume", "$predict"))
if ((m != nullptr && set_keep_assert(cache, m)) || c->type.in("$assert", "$assume"))
return cache[mod] = true;
}
return cache[mod];

2
passes/opt/opt_clean.cc
View file

@ -64,7 +64,7 @@ struct keep_cache_t
bool query(Cell *cell)
{
if (cell->type.in("$memwr", "$meminit", "$assert", "$assume", "$predict"))
if (cell->type.in("$memwr", "$meminit", "$assert", "$assume"))
return true;
if (cell->has_keep_attr())

1
passes/tests/test_cell.cc
View file

@ -854,7 +854,6 @@ struct TestCellPass : public Pass {
// cell_types["$concat"] = "A";
// cell_types["$assert"] = "A";
// cell_types["$assume"] = "A";
// cell_types["$predict"] = "A";
cell_types["$lut"] = "*";
cell_types["$sop"] = "*";