mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-09 21:33:26 +00:00
Code Activity

fixed tests

Browse source
This commit is contained in:
Miodrag Milanovic 2023-08-23 10:54:29 +02:00
parent 75fd706487
commit ea50d96135
10 changed files with 20 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/arch/machxo2/tribuf.ys
View file

@ -2,9 +2,8 @@ read_verilog ../common/tribuf.v
hierarchy -top tristate
proc
flatten
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
equiv_opt -assert -map +/lattice/cells_sim_xo2.v -map +/simcells.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd tristate # Constrain all select calls below inside the top module
select -assert-count 3 t:TRELLIS_IO
select -assert-count 1 t:LUT4
select -assert-none t:TRELLIS_IO t:LUT4 %% t:* %D
select -assert-count 1 t:$_TBUF_
select -assert-none t:$_TBUF_ %% t:* %D