mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-11 21:50:54 +00:00
fixed tests
This commit is contained in:
parent
75fd706487
commit
ea50d96135
10 changed files with 20 additions and 21 deletions
|
@ -3,7 +3,7 @@ design -save read
|
|||
|
||||
hierarchy -top dff
|
||||
proc
|
||||
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
|
||||
equiv_opt -assert -map +/lattice/cells_sim_xo2.v synth_machxo2 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd dff # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:TRELLIS_FF
|
||||
|
@ -12,8 +12,8 @@ select -assert-none t:TRELLIS_FF t:TRELLIS_IO %% t:* %D
|
|||
design -load read
|
||||
hierarchy -top dffe
|
||||
proc
|
||||
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
|
||||
equiv_opt -assert -map +/lattice/cells_sim_xo2.v synth_machxo2 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd dffe # Constrain all select calls below inside the top module
|
||||
select -assert-count 2 t:TRELLIS_FF t:LUT4
|
||||
select -assert-count 1 t:TRELLIS_FF t:LUT4
|
||||
select -assert-none t:TRELLIS_FF t:LUT4 t:TRELLIS_IO %% t:* %D
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue