mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-19 20:33:39 +00:00
Code Activity

Add support for read_aiger -wideports

Browse source
This commit is contained in:
Eddie Hung 2019-02-12 12:58:10 -08:00
parent 06ba81d41f
commit e9df9a466a
2 changed files with 15 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/aiger/aigerparse.h
View file

@ -31,6 +31,7 @@ struct AigerReader
RTLIL::IdString clk_name;
RTLIL::Module *module;
std::string map_filename;
bool wideports;
unsigned M, I, L, O, A;
unsigned B, C, J, F; // Optional in AIGER 1.9
@ -40,7 +41,7 @@ struct AigerReader
std::vector<RTLIL::Wire*> latches;
std::vector<RTLIL::Wire*> outputs;
AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name, std::string map_filename);
AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name, std::string map_filename, bool wideports);
void parse_aiger();
void parse_xaiger();
void parse_aiger_ascii(bool create_and);