mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-21 13:23:40 +00:00
Added "equiv_simple -undef"
This commit is contained in:
parent
f80f5b721d
commit
e9cfc4a453
2 changed files with 61 additions and 17 deletions
|
@ -103,6 +103,20 @@ struct SatGen
|
|||
return importSigSpecWorker(bit, pf, false, false).front();
|
||||
}
|
||||
|
||||
int importDefSigBit(RTLIL::SigBit bit, int timestep = -1)
|
||||
{
|
||||
log_assert(timestep != 0);
|
||||
std::string pf = prefix + (timestep == -1 ? "" : stringf("@%d:", timestep));
|
||||
return importSigSpecWorker(bit, pf, false, true).front();
|
||||
}
|
||||
|
||||
int importUndefSigBit(RTLIL::SigBit bit, int timestep = -1)
|
||||
{
|
||||
log_assert(timestep != 0);
|
||||
std::string pf = "undef:" + prefix + (timestep == -1 ? "" : stringf("@%d:", timestep));
|
||||
return importSigSpecWorker(bit, pf, true, false).front();
|
||||
}
|
||||
|
||||
bool importedSigBit(RTLIL::SigBit bit, int timestep = -1)
|
||||
{
|
||||
log_assert(timestep != 0);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue