3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 19:21:23 +00:00

Various fixes for memories with offsets

This commit is contained in:
Clifford Wolf 2015-02-14 14:21:15 +01:00
parent dcf2e24240
commit e9368a1d7e
5 changed files with 24 additions and 13 deletions

View file

@ -213,7 +213,7 @@ module memtest09 (
input a_wen, b_wen,
output reg [3:0] a_dout, b_dout
);
reg [3:0] memory [0:35];
reg [3:0] memory [10:35];
always @(posedge clk) begin
if (a_wen)
@ -222,7 +222,7 @@ module memtest09 (
end
always @(posedge clk) begin
if (b_wen && (10 + a_addr != 20 + b_addr))
if (b_wen && (10 + a_addr != 20 + b_addr || !a_wen))
memory[20 + b_addr] <= b_din;
b_dout <= memory[20 + b_addr];
end