mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

fsm_extract: Initialize celltypes with full design.

Browse source 
Fixes #1781.
This commit is contained in:
Marcin Kościelnicki 2020-03-18 20:58:36 +01:00 • committed by Marcelina Kościelnicka
parent d46259becd
commit e91368a5f4
2 changed files with 34 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/fsm/fsm_extract.cc
View file

@ -422,11 +422,7 @@ struct FsmExtractPass : public Pass {
log_header(design, "Executing FSM_EXTRACT pass (extracting FSM from design).\n");
extra_args(args, 1, design);
CellTypes ct;
ct.setup_internals();
ct.setup_internals_mem();
ct.setup_stdcells();
ct.setup_stdcells_mem();
CellTypes ct(design);
for (auto &mod_it : design->modules_)
{