mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 08:35:32 +00:00
Code Activity

Selective boolopt

Browse source
This commit is contained in:
Alain Dargelas 2024-11-25 15:18:22 -08:00
parent 10bad88bdb
commit e8e25b4cea
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/abc.cc
View file

@ -1591,6 +1591,8 @@ struct AbcPass : public Pass {
log("\n");
log(" -sop\n");
log(" map to sum-of-product cells and inverters\n");
log(" -map_src <source location>\n");
log(" source attribution for cells created by ABC\n");
log("\n");
// log(" -mux4, -mux8, -mux16\n");
// log(" try to extract 4-input, 8-input, and/or 16-input muxes\n");