mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	
							parent
							
								
									c39ebe6ae0
								
							
						
					
					
						commit
						e89cc9c02f
					
				
					 2 changed files with 16 additions and 1 deletions
				
			
		
							
								
								
									
										12
									
								
								tests/opt/bug2318.ys
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										12
									
								
								tests/opt/bug2318.ys
									
										
									
									
									
										Normal file
									
								
							| 
						 | 
				
			
			@ -0,0 +1,12 @@
 | 
			
		|||
read_verilog <<EOT
 | 
			
		||||
module t(input [3:0] A, input [3:0] B, output signed [3:0] Y);
 | 
			
		||||
 | 
			
		||||
wire [7:0] P = A * B;
 | 
			
		||||
wire signed [7:0] SP = P;
 | 
			
		||||
wire signed [3:0] SB = B;
 | 
			
		||||
assign Y = SP / SB;
 | 
			
		||||
 | 
			
		||||
endmodule
 | 
			
		||||
EOT
 | 
			
		||||
 | 
			
		||||
equiv_opt -assert peepopt
 | 
			
		||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue