mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-01 06:37:51 +00:00
Code Activity

Move Design::sort() calls out of opt and opt_clean passes into the synth passes that need them.

Browse source
This commit is contained in:
Robert O'Callahan 2026-01-22 04:09:16 +00:00
parent 125609105d
commit e87bb65956
6 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/opt/opt.cc
View file

@ -193,7 +193,6 @@ struct OptPass : public Pass {
}
design->optimize();
design->sort();
design->check();
log_header(design, "Finished fast OPT passes.%s\n", fast_mode ? "" : " (There is nothing left to do.)");

2
passes/opt/opt_clean.cc
View file

@ -715,7 +715,6 @@ struct OptCleanPass : public Pass {
log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires);
design->optimize();
design->sort();
design->check();
keep_cache.reset();
@ -780,7 +779,6 @@ struct CleanPass : public Pass {
log("Removed %d unused cells and %d unused wires.\n", count_rm_cells, count_rm_wires);
design->optimize();
design->sort();
design->check();
keep_cache.reset();