mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Rename T_{RISE,FALL}_AVG to T_{RISE,FALL}_TYP to better match verilog std nomenclature

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-04-22 09:52:47 +02:00
parent 846eb5ea98
commit e807e88b60
4 changed files with 70 additions and 70 deletions
Download patch file Download diff file Expand all files Collapse all files

4
backends/verilog/verilog_backend.cc
View file

@ -1289,10 +1289,10 @@ bool dump_cell_expr(std::ostream &f, std::string indent, RTLIL::Cell *cell)
f << stringf(") = (%d:%d:%d, %d:%d:%d);\n",
cell->getParam("\\T_RISE_MIN").as_int(),
cell->getParam("\\T_RISE_AVG").as_int(),
cell->getParam("\\T_RISE_TYP").as_int(),
cell->getParam("\\T_RISE_MAX").as_int(),
cell->getParam("\\T_FALL_MIN").as_int(),
cell->getParam("\\T_FALL_AVG").as_int(),
cell->getParam("\\T_FALL_TYP").as_int(),
cell->getParam("\\T_FALL_MAX").as_int());
f << stringf("%s" "endspecify\n", indent.c_str());