mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 13:19:05 +00:00
Code Activity

Delete synth_ecp5

Browse source
This commit is contained in:
Miodrag Milanovic 2023-08-28 16:48:48 +02:00 • committed by Lofty
parent cfe53b7395
commit e7ac237499
15 changed files with 1 additions and 2950 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/lattice/common_sim.vh
View file

@ -324,7 +324,7 @@ module TRELLIS_IO(
);
parameter DIR = "INPUT";
reg T_pd;
always @(*) if (T === 1'bz) T_pd <= 1'b0; else T_pd <= T;
always @(*) if (T === 1'bz) T_pd = 1'b0; else T_pd = T;
generate
if (DIR == "INPUT") begin