mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
Add shregmap -tech xilinx test
This commit is contained in:
parent
8691596d19
commit
e7a8cdbccf
|
@ -64,3 +64,4 @@ sat -verify -prove-asserts -show-ports -seq 5 miter
|
||||||
|
|
||||||
# design -load gate
|
# design -load gate
|
||||||
# stat
|
# stat
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue