3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00

Add shregmap -tech xilinx test

This commit is contained in:
Eddie Hung 2019-06-12 08:34:06 -07:00
parent 8691596d19
commit e7a8cdbccf

View file

@ -64,3 +64,4 @@ sat -verify -prove-asserts -show-ports -seq 5 miter
# design -load gate
# stat