mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-31 14:17:49 +00:00
Code Activity

patch: fix patch mixins

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-19 16:21:00 +02:00
parent 8c26ecd2a6
commit e78e19acfe
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.cc
View file

@ -22,6 +22,7 @@
#include "kernel/newcelltypes.h" #include "kernel/newcelltypes.h"
#include "kernel/binding.h" #include "kernel/binding.h"
#include "kernel/sigtools.h" #include "kernel/sigtools.h"
#include "kernel/unstable/patch.h"
#include "kernel/threading.h" #include "kernel/threading.h"
#include "frontends/verilog/verilog_frontend.h" #include "frontends/verilog/verilog_frontend.h"
#include "frontends/verilog/preproc.h" #include "frontends/verilog/preproc.h"
@ -5945,5 +5946,6 @@ std::map<unsigned int, RTLIL::Memory*> *RTLIL::Memory::get_all_memorys(void)
#endif #endif
template class CellAdderMixin<RTLIL::Module>; template class CellAdderMixin<RTLIL::Module>;
template class CellAdderMixin<RTLIL::Patch>;
YOSYS_NAMESPACE_END YOSYS_NAMESPACE_END