mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Added new RTLIL::Cell port access methods

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 12:22:58 +02:00
parent cc4f10883b
commit e75e495c2b
2 changed files with 71 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
kernel/rtlil.h
View file

@ -484,7 +484,15 @@ public:
std::map<RTLIL::IdString, RTLIL::SigSpec> connections_;
std::map<RTLIL::IdString, RTLIL::Const> parameters;
RTLIL_ATTRIBUTE_MEMBERS
// access cell ports
void unset(RTLIL::IdString portname);
void set(RTLIL::IdString portname, RTLIL::SigSpec signal);
RTLIL::SigSpec get(RTLIL::IdString portname) const;
const std::map<RTLIL::IdString, RTLIL::SigSpec> &connections();
void check();
void fixup_parameters(bool set_a_signed = false, bool set_b_signed = false);
template<typename T> void rewrite_sigspecs(T functor);
};