mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-05 23:05:47 +00:00
Code Activity

Revert "Merge upstream"

Browse source 
This reverts commit c58a50f880, reversing
changes made to a1c3c98773.
This commit is contained in:
Akash Levy 2025-01-21 05:28:36 -08:00
parent c58a50f880
commit e73d51dbf0
15 changed files with 49 additions and 110 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/verific/verific.cc
View file

@ -1535,8 +1535,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
log("Importing module %s.\n", RTLIL::id2cstr(module->name));
}
import_attributes(module->attributes, nl, nl);
if (module->name.isPublic())
module->set_string_attribute(ID::hdlname, nl->CellBaseName());
module->set_string_attribute(ID::hdlname, nl->CellBaseName());
module->set_string_attribute(ID(library), nl->Owner()->Owner()->Name());
#ifdef VERIFIC_VHDL_SUPPORT
if (nl->IsFromVhdl()) {